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Joule-assisted silicidation for short-channel silicon nanowire devices
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We report on a technique enabling electrical control of the contact silicidation process in silicon nanowire
devices. Undoped silicon nanowires were contacted by pairs of nickel electrodes and each contact was selec-
tively silicided by means of the Joule effect. By a realtime monitoring of the nanowire electrical resistance
during the contact silicidation process we were able to fabricate nickel-silicide/silicon/nickel- silicide devices
with controlled silicon channel length down to 8 nm.
The performance and production costs of computer mi-
croprocessors have been improving over time according
to an exponential trend commonly known as the Moore’s
law. This evolution has been possible through a progres-
sive downward scaling in the size of silicon complemen-
tary metal-oxide-semiconductor (CMOS) transistors, the
elementary building blocks of microprocessors. Accord-
ing to the International Technology Roadmap for Semi-
conductors the transistor gate length, which defines the
device active channel, is expected to approach 20 nm in
a matter of a few years1. Below such a length scale,
however, a diffused concern exists that the conventional
transistor paradigm may no longer provide a viable op-
tion. Multiple issues could contribute to this breakdown,
such as an increasingly large gate leakage current or lim-
ited doping control (in short channel transistors, vari-
ations in the spatial distribution of doping impurities
can give rise to large statistical variability in the perfor-
mance of transistors or even degrade the on-off switch-
ing characteristic2). On the other hand, the extreme
miniaturization of silicon transistors may open the way
to new operating principles relying on quantum mechan-
ical effects associated with tunneling and size confine-
ment. Along this line, a variety of novel device concepts
have been proposed such as Schottky-barrier transistors3,
band-to-band tunneling transistors4, resonant tunneling
transistors5, and also single-electron transistors6 relying
on the Coulomb blockade effect, a phenomenon that has
been found to survive up to room temperature in ultra-
small silicon devices7.
The implementation and testing of these innovative de-
vice concepts require the characteristic device sizes, in
particular the channel length, to be defined with nm-scale
precision. In typical silicon transistors, fabricated by con-
ventional top-down techniques, short-channel lengths are
achieved by selective-area dopant implantation using the
transistor gate electrode as a self-aligned mask. The fab-
rication of such devices, however, is rather cumbersome
due to the large number of processing steps. An alter-
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native route has recently become accessible thanks to
the development of chemically synthesized Si nanowires
(NWs). Such silicon NWs attract widespread interest
in view of their use as building blocks for the bottom-
up assembly of a variety of devices with potential appli-
cations in low-cost electronics, biochemical sensors, and
solar cells 8–10. Owing to the relative simplicity and ver-
satility of the bottom-up fabrication approach, Si NWs
provide at the same time a practical test bench for new
device concepts.
Following a groundbreaking work by Wu11, short-
channel transistors were recently fabricated 12–16 from
individual Si NWs by taking advantage of the so-called
silicidation process, a thermally-activated solid-state re-
action where a metal M (where M = Ni, Pt, Co, etc.)
diffuses into the silicon creating different metallic phases
such as MSi, M2Si, MSi2, etc. Metal silicides are rou-
tinely used in conventional transistors in view of their
ability to lower the contact resistance between the sili-
con channel and the metal source/drain leads, thereby
reducing dissipation and on-off switching times1. It has
been shown that upon thermal annealing a metal silicide
can extend along the NW axis over micron-scale distances
from a metal contact electrode. This has enabled the fab-
rication of NW transistors with channel lengths down to
a few tens of nm 14,16 (see also Refs 17,18 for a recent re-
view). The Si NWs were individually contacted by pairs
of metal electrodes with micron-scale separation and the
channel length was set by the final distance between the
silicide sections originating from the two contact elec-
trodes.
In all of these works, the metal silicides were formed by
conventional thermal annealing techniques, i.e. by heat-
ing the entire device substrate to temperatures ranging
between 280 and 550 ◦C. This type of approach allows
only a relatively poor control of the device channel length
which can be affected by several factors such as the NW
diameter13, the distance between the lithographically-
defined metal electrodes and the sensitivity of the silicide
formation to the surface chemistry19. The variability in
these parameters makes the realization of short-channel
devices a low-yield statistical process requiring a post-
processing selection of the short-channel devices, usu-
ally done by electron-beam imaging. Alternatively, Lu 20
2V
1
V
2
V
2
V
1
INW
Ith
A
A
a b
NW
D
T
1 mm
x
FIG. 1. Illustration of the Joule-assisted silicidation tech-
nique. (a) SEM image of a representative device fabricated
from a single Si NW. The two Ni contacts are annealed one
at a time by flowing a heating current Ith, driven by the
voltage difference V1 − V2, and simultaneously measuring the
current INW through the Si NW, driven by the voltage av-
erage (V1 + V2)/2. The shown circuit diagram refers to the
configuration used for the annealing of the left contact. (b)
Qualitative temperature profile along a nickel strip as a re-
sult of Joule heating. Because of the heat losses toward the
substrate and toward the wider Ni lines at the edges of the
strip, a temperature gradient builds up along the strip with
a temperature peak at the strip mid point.
showed that thermal annealing and high-resolution imag-
ing could be simultaneously performed in a transmission
electron microscope. This approach was shown to pro-
vide remarkably short and well-controlled Si sections be-
tween the two silicide phases. Since these heterostruc-
tures were realized in NWs with unconnected metal leads,
however, no actual devices were in fact demonstrated in
that work.
In this Article we present a technique enabling
the fabrication of well-controlled short-channel sili-
cide/silicon/silicide tunnel devices from undoped Si
NWs. The thermal energy required for the silicidation
process is generated by the flow of an electrical current
through the metal contact and the resulting Joule effect.
The key feature of our technique lies in the fact that the
protrusion of the metal silicide into the NW is controlled
in real time by monitoring the device resistance during
the silicidation process.
I. RESULTS AND DISCUSSION
We used undoped Si NWs with diameters in the 20−30
nm range and lenghts of several microns. The Si Nws
were individually contacted by pairs of parallel Ni strips
as shown in Fig.1(a). The two Ni strips were positioned
in such a way to have the contacted Si Nw crossing both
of them around their mid-point as shown qualitatively in
Fig.1(b). This configuration was chosen in order to op-
timize the contact annealing process, since Joule heating
induces a nonuniform temperature profile along the strip
with a maximum at its mid-point as shown in Fig.1(b).
The two contacts were annealed one at a time. For
the annealing of the left contact, two independently con-
trolled voltages, V1 and V2, were applied to the left strip
as shown in Fig.1(a). The difference Vth between these
voltages was used to induce the heating electrical cur-
rent Ith = Vth/Rstrip along the strip, with Rstrip being
the strip resistance (for simplicity we have neglected the
series resistance of the wider connecting lines).
The average voltage between V1 and V2 was adjusted
to define the electrostatic potential VNW ≈ (V1 + V2)/2
at the contact between the left metal strip and the NW.
Connecting one edge of the right metal strip to ground
via an amperometer enabled the current INW through
the NW to be monitored in real time during the sili-
cidation process. This current, induced by the applied
voltage VNW , provided a measurable feedback parame-
ter to control the silicidation. The same procedure was
repeated for the annealing of the right contact after swap-
ping the electrical connections to the nickel strips. The
effect of the back gate voltage was found to be unim-
portant due to the poor capacitive coupling between the
gate and the NW channel. Hence the back gate was kept
at ground throughout all of the experiments discussed
further below.
For a first feasibility test of the Joule-assisted silicida-
tion technique, an initial set of experiments were carried
out inside a scanning electron microscope (SEM), a Hi-
tachi 4100S equipped with electrical feedthroughs. Due
to the interaction with the electron beam of the micro-
scope, however, a proper measurement of INW could not
be performed while taking SEM images. Fig.2 shows a
sequence of such images taken during the Joule-assisted
annealing procedure for a representative device. Vth and,
correspondingly, Ith were first applied to the left metal
strip and gradually increased in small steps while con-
tinuously taking SEM snapshots of the NW device. No
effect was observed up to Ith ≈ 18 mA. Above this thresh-
old, a nickel silicide phase was seen to emerge from the
heated contact as shown in Fig.2(b) and Fig.2(c), where
the silicide phase can be easily distinguished from pure Si
by virtue of its brighter contrast. This demonstrates the
effectiveness of Joule annealing to promote the silicida-
tion process. After having diffused into the NW section
below the contact, the Ni atoms begin to diffuse along
the NW longitudinal axis, forming a nickel silicide phase
protruding from the metal strip. The SEM images show
as well that the silicon/silicide interface remained sharply
defined all along the silicidation process, consistent with
earlier reports where standard annealing techniques had
been employed11,12.
The heating current was increased up to Ith = 20 mA
corresponding to a current density Jth ≈ 3× 10
11 A/m2,
close to the maximum current density typically achieved
in these nickel strips before the observation of an elec-
trical breakdown due to electromigration (Jmaxth ≈ 4 ×
1011A/m2). The silicide phase was found to protrude
only up to a distance of 150−200 nm from the heated con-
tact. This self-limited protrusion can be ascribed to the
3locality of the generated heat and to the substrate act-
ing as a thermal sink. In fact, as the silicide front moves
away from the heated contact, it cools down due to heat
losses towards the substrate. Its progression ceases when
the temperature at the silicide/silicon interface becomes
too low to further promote the diffusion of the Ni atoms
into the Si NW.We expect that, during the Joule-assisted
silicidation, the temperature at the silicide/silicon inter-
face is close to the minimum temperature required for
silicide formation (∼ 250◦C)21. As a result, the most
favourable silicide phase near the silicide/silicon is pre-
sumably Ni2Si.
The heating voltage Vth was successively applied to
the right metal strip. The corresponding Joule anneal-
ing process was deliberately interrupted before reaching
the complete silicidation of the NW segment between the
contacts. In this way, a short Si channel could be formed
between the silicide sections as shown in Fig.2(e). Besides
enabling some degree of control over the device channel
length, real-time SEM imaging allowed us to identify the
characteristic time scales underlying the Joule-assisted
silicidation process. In fact, Fig.2(d) and Fig.2(e) were
recorded with a delay of six minutes at a constant value
of the heating current (Ith = 20 mA). More SEM images
were also taken between these two snapshots in order to
follow the intermediate evolution of the silicidation pro-
cess (see Supporting Information). The acquisition of
each SEM image required about 20 s. From the sequence
of SEM images we inferred that, following the last step
in Ith, the silicide front moved at a velocity of the order
of 10 nm/min. This relatively slow dynamics imposes
no stringent requirements on the rapidity of a feedback
control on the silicidation process.
To allow the implementation of such a feedback con-
trol, based on the measurement of INW , the Joule an-
nealing experiments were eventually performed in a vac-
uum chamber (∼ 10−6 mbar) at ambient temperature
and in dark conditions. Performing the silicidation in
vacuum prevented the oxidation of the Ni strips and of
the Si NW. We illustrate the Joule annealing technique
with an example on a representative device. To begin
with, V1 and V2 were applied to the left nickel strip, and
both of them were initially set to 1 V in order to impose
a bias voltage VNW = 1 V across the Si NW. Because
as-deposited contacts have very high resistances (exceed-
ing 1011Ω), the resulting current was found to be below
the measurement noise level as shown in Fig.3(a). As
for the previously discussed experiments, Vth (and, with
it, Ith) was increased from 0 to typical voltages of ∼1.5
V, in small (∼50 mV) steps (the precise magnitude of
these steps was found to be relatively unimportant, es-
pecially during the initial phase of the Joule annealing
process). Meanwhile, (V1 + V2)/2 was kept equal to 1
V in order to maintain an approximately constant bias
across the Si NW. A measurable increase in the NW cur-
rent was observed for Ith > 19 mA denoting the onset of
silicidation. Above this threshold, INW was found to in-
crease with Ith due to the protrusion of the silicide phase
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FIG. 2. SEM close-ups of a device during the Joule-assisted
silicidation of the nickel contacts. (a) SEM image of the fab-
ricated device before annealing. Scale bar: 500 nm. (b)-(c)
SEM Images showing the protrusion of the silicide phase from
the left nickel strip. During these images the heating current,
through the left strip was 18 and 20 mA, respectively. (d)-
(e) Both SEM images were taken for the same Ith = 20 mA
with a delay of 6 minutes between the first (d) and the second
snapshot (e). Eventually a silicide/silicon/silicide device with
a channel length of about 50 nm was obtained (e). Interme-
diate snapshots are given as Supplementary Information.
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FIG. 3. Example of the experimental procedure to obtain a
silicide/silicon/silicide tunnel device by means of the Joule
annealing technique. (a) Silicidation of the left Ni contact.
The heating current, Ith, through the left Ni strip and the
simultaneously measured nanowire current, INW , are shown
as a function time. The step-by-step increase of Ith (black
trace) is followed by an increase in INW denoting the for-
mation of a nickel silicide phase. (b) Qualitative band di-
agram of the Si nanowire device at an intermediate stage
(denoted by the black arrow) where the Ni silicide (shown
in yellow) has protruded into the silicon nanowire (in light
blue). A linear band profile is assumed in accordance with
the low background doping level, p ∼ 1015 − 1016 cm−3. The
dominant transport mechanism responsible for INW , i.e. the
thermionic emission of holes over the positively-biased sili-
cide/silicon Schottky contact, is schematically shown. (c)-
(d) Same as (a)-(b), but now for the silicidation of the right
contact. The electric-field enhancement following from the
shrinking channel length leads to an increasing contribution
from thermally-assisted tunneling across the edge of the right
Schottky barrier. (e)-(f) Close-up of the region delimited by
a black dashed rectangle in (c) and corresponding band dia-
gram. INW exhibits a steep increase up to 75 nA, while Ith
is kept constant and equal to 21 mA. When Ith is brought to
zero, INW does not drop, contrary to what observed in (a).
This behavior denotes the onset of temperature-independent
direct tunneling through the 8-nm Si section between silicide
contacts as schematically represented in (f).
along the NW axis. At INW ∼1 nA, the heating cur-
rent was turned off by abruptly bringing Vth to zero and
INW quickly dropped to about 30 pA, i.e. just above the
instrumental noise level. This dramatic drop is a clear
signature of thermally-activated transport, with a pre-
dominant contribution from the thermionic emission of
holes over the Schottky barrier at the silicide/silicon in-
terface ( Fig.3(b)). In fact, following the removal of the
heating current, temperature returned back to ambient
conditions leading to the observed drop in INW .
After the first annealing step the roles of the two metal
strips were exchanged to promote the silicidation of the
right contact ( Fig.3(c)). As for the first annealing pro-
cess, we set VNW ≈ (V1 + V2)/2 = 1 V and increased
Vth in small steps. After the last step, i.e. for Ith = 21
mA, INW began to rise steeply with time up to about
75 nA. At that stage, Vth was abruptly brought back
to zero to prevent INW from growing even further and
the Si NW channel from being entirely converted into
silicide. Contrary to what observed in the annealing
of the left contact ( Fig.3(a)), following the removal of
the heating current, INW remained roughly constant de-
noting a clear insensitivity to temperature ( Fig.3(e)).
We explain this experimental finding as follows. At the
beginning of the second annealing process, INW is es-
sentially dominated by the thermionic emission of holes
over the reversely-biased Schottky barrier at the right sil-
icon/silicide interface ( Fig.3(d)), this transport mecha-
nism being favored by the locally enhanced temperature.
As the silicon/silicide interface approaches the other sili-
cide/silicon interface, previously formed from the silici-
dation of the left contact, the electric field in the sili-
con channel, F = VNW /L, increases as a result of the
shrinking channel length, L. This electric field leads to
an increasing contribution from thermally-assisted tun-
neling processes across the triangular-shaped Schottky
barrier. Consequently, the effective barrier height low-
ers as L gets shorter. In the limit of very short chan-
nel lengths, thermal activation becomes no longer nec-
essary to promote tunneling and transport. This limit
is reached at the end of the annealing process shown in
Fig.3(f). According to the Fowler-Nordheim model, INW
is expected to grow proportionally to L−2exp(−α × L),
with α being a fixed parameter that depends on material
and geometrical properties. This explains the observed
current shoot-up and the fact that INW does not drop
when Joule heating is switched off.
The Joule annealing technique illustrated in Fig.3 was
applied to 15 Si NW devices. Each time, the maximum
NW current, max[INW ], reached during the second an-
nealing process and measured just before switching off
the heating current, was varied in order to obtain devices
with different channel lengths, measured a posteriori by
SEM. The correlation found between L and max[INW ] is
shown in Fig.4(a). In the limit of relatively large L (i.e.
for L ≥ 50nm) the measured max[INW ] is dominated by
the thermionic emission of holes over the reverse-biased
Schottky barrier at the ’heated’ contact. The effective
barrier lowering due to tunneling has little relevance in
this case which explains why max[INW ] is essentially in-
dependent of L. For L < 50 nm, however, the contribu-
tion from Fowler-Nordheim tunneling becomes important
and max[INW ] increases steeply when L gets shorter.
Therefore, the data points for L < 50 nm provide a cali-
bration curve that can be used to fabricate short-channel
devices with well-controlled channel length. This fabri-
cation approach does not require real-time SEM imaging.
Moreover it is of much simpler implementation and it can
yield extremely short channel lengths hardly measurable
by SEM. In fact we were able to reproducibly obtain NW
devices with channel lengths below 10 nm. One of such
devices is shown in the inset of Fig.4(a). We estimate a
silicon channel length of 8± 5 nm, where the uncertainty
comes mainly from SEM resolution.
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FIG. 4. Relation between transport properties and device
channel length. (a) The maximum value of the nanowire
current, max[INW ], measured during the annealing process
of the second contact, is plotted against the corresponding
channel length, L, measured by SEM after the completion of
Joule annealing procedure. A clear correlation is found for
L < 50 nm, with max[INW ] increasing for smaller L. This
demonstrates that, in the limit of relatively short channels,
max[INW ] can be used as a feedback parameter to achieve a
desired L. Vertical error bars correspond to the standard de-
viation for max[INW ] as a function of time. Horizontal error
bars (±5 nm) are equal to the dot size. For a few devices, the
silicidation process was stopped for max[INW ] exceeding 100
nA. In these cases, however, L was too small to be measured
by SEM. Inset: SEM image of a short-channel device. The
corresponding Joule annealing process was reported in Fig.3.
(b) Room-temperature, current-voltage (I−V ) characteristics
of a representative ensemble of nanowire devices before (black
trace) and after (red, blue, green traces) the Joule-assisted
silicidation of the contacts. At higher bias voltages nonlinear-
ities can be observed as a result of Fowler-Nordheim tunnel-
ing (the tunnel barrier becomes triangular). Inset: close-up
of the IV characteristics emphasizing the difference between
the 40-nm-channel device and the not-annealed device.
The current-voltage (I − V ) characteristics of all de-
vices were measured both before and after the Joule-
assisted annealing of the contacts. Some representative
results are reported in Fig.4(b). Before the annealing,
all of the devices basically showed no conduction, with
resistances exceeding 1011Ω. Annealed devices with rela-
tively long silicon channel exhibited measurable conduc-
tion only for bias voltages larger than a few hundred mV.
This is the case of the red trace in Fig.4(b) which was
obtained for a device with a 40-nm-long silicon channel.
The onset of conduction at relative large bias voltages
can be ascribed to the electric-field enhancement of tun-
neling processes, which are dominated by hole tunneling
through the silicon/silicide Schottky barrier. In the case
of short-channel devices, on the other hand, tunneling
was found to occur also for small bias voltages leading
to almost linear characteristics with zero-bias resistances
decreasing with L (see the inset of Fig.4(b)). Represen-
tative I-V characteristics are shown for L = 8 and 24
nm, with corresponding resistances of 22 and 160 MΩ,
respectively.
II. CONCLUSIONS
We have demonstrated a technique based on Joule-
assisted silicidation allowing the realization of well-
controlled tunnel devices from single Si NWs. Although
this technique has been implemented using undoped Si
NWs and nickel contacts, we believe it could be readily
applied also to doped Si NWs. In the presence of dop-
ing, the protrusion of the metal silicide into the nanowire
is expected to push away the doping impurities forc-
ing them to pile up next to the silicide front edge22.
This phenomenon can produce a significant narrowing
of the Schottky barrier such that relatively low device
resistances can be achieved even for relatively long chan-
nel lengths. The capability of our technique to control-
lably attain device channel lengths below 10 nm could
as well open an interesting route towards short-channel,
single-dopant devices whose operation stem from res-
onant tunneling through individual doping impurities.
Finally, our Joule annealing technique could be used
for any type of contacting metal capable of forming a
silicide phase. For instance, we have tested our tech-
nique also for Pt contacts to Si NWs and short-channel
PtSi/Si/PtSi heterostructures could be obtained. The
versatility of the Joule annealing technique may yield new
control over a wide class of devices such as Ge/Si core-
shell structures14 with NiSixGey contacts, high-mobility
Ge channels23 with copper germanide contacts; Si NWs
with manganese silicide contacts24 (possibly relevant for
spintronics), or cobalt-silicide contacts (relevant also for
hybrid superconductor-semiconductor devices). We fur-
ther believe that our technique could as well be applied to
other semiconductor nanostructures (e.g. III-V semicon-
ductor nanowires) for which contact fabrication requires
a thermal alloying process (e.g. AuGe contacts to GaAs).
III. EXPERIMENTAL SECTION
Device fabrication. The Si NWs were grown by
chemical vapor deposition via a catalytic vapor-liquid-
solid method25 (growth details were given in an earlier
work26). After growth, the Nws were dispersed on a heav-
ily doped silicon substrate (to be used as a back gate)
capped with a 300-nm-thick thermal oxide layer, and
they were individually contacted with e-beam lithogra-
phy by pairs of 120-nm-thick nickel electrodes deposited
by e-beam evaporation. Prior to the deposition step the
native oxyde was removed by a 5s dip into a solution of
buffered hydrofluoridric acid (BHF). To enable the ap-
plication of a heating electrical current, each nickel elec-
trode was designed in the shape of a 500-nm-wide and 3-
µm-long strip whose edges are connected to outer Cr(10
6nm)/Au(65 nm) bonding pads via progressively wider
nickel metal lines defined in the same metal deposition
step.
Temperature estimation. An estimate of the tem-
perature profile along the strip can be obtained from
the solution of a one-dimensional heat equation under
steady-state conditions27, i.e.
−κ
d2∆T
dx2
+
κsub
td
∆T = ρJ2th
where ∆T is the local incremental temperature (with
respect to room temperature), ρ is the electrical resis-
tivity of nickel, Jth is the heating current density, κ
and d (κsub and t) are the thermal conductivity and
thickness of the nickel strip (substrate surface oxide),
respectively. With the parameters of our experiment
(ρ ≈ 0.17Ω · µm, κ = 90W/m· K, κsub = 0.3W/m· K,
d = 300nm, and t = 120nm) we find that, away from the
strip mid point, ∆T falls off on a characteristic length
Lth =
√
tdκ/κsub ∼ 3.3µm, comparable to the total strip
length. Thus an efficient Joule annealing can be expected
whenever the misalignment between the position of the
NW/strip contact and the strip mid point is smaller than
a few hundred nm, i.e. much less than Lth. This condi-
tion was easily fulfilled in all the fabricated devices.
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